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ABSTRACT
This project was a preliminary study of an
aluminum/dielectric/aluminum multilayer metallizatiOn
scheme. Polyimide and spin on glass were compared
using high frequency CV analysis on fabricated
capacitors. The simple processing involved showed
that good crack-free and adhesive fil s could be formed
with both materials although the polyimide was the more
ideal CV characteristics. Test masks were
generated to measure via resistance and dielectric
breakdown in a bi-level structure. The Spin on Glass
processing was unsuccessful because of underetching of
vias. The polyimide processing was successful
displaying good breakdown characteristics but high via
resistances.
INTRODUCTI ON
The new VLSI (very large scale integration) era is requiring
longer interconnect paths as the density and complexity of the
circuits increase [12. In circuits of several hundred
transistors single level metallization becomes severely ii iting.
The necessity for multilevel metallization is clear if we
consider the circuit performance characteristics. The effect of
this increase is best described by the equation El):
RC (RS~(La)~EOX),xOX (1)
where, Ra is the sheet resistivity of the connection, L
is the length of the connection, Eox is the permitivity of the
dielectric and Xox is the thickness of dielectric. It can be
seen from the above equation that time delays are due to a square
relation of the length of mt rconnects becoming an increasingly
limiting factor in performance.
The traditional dielectric for the purposes previously stated has
b en some type of CVD oxide [23. Recently, cost and reduced
complexity in processing has prompted study of alternative
dielectrics. It is the previous work of Robert Newcowb [3),
Christopher Knaus [42 and Eric Westerhoff [5) that has shown that
both polyimide and spin on glass can be used as an intermedi te
dielectric layer. This further research is intended to extend
their work so that these methods may become workable and
comparable. In the past incomplete via cleanout, cracking, and
adhesion have been the limiting problems. A modified curing
method will be used to attempt to solve the cracking and adhesion
problems. It shall also be necessary to determine the best
method for via cleariout in the multilevel test scheme.
The comparison of the spin on glass and polyimide dielectrics can
begin by determining the capacitor voltage characteristics of the
dielectrics in a standard capacitor structure. In current
process technology capacitance_Voltage measurements are standard
and required in determining dielectric properties t6). The
analy is to be performed can be utilized to determine oxide
capacita.nCe~ threshold voltage and flatband voltage.
One of the i portant considerations of the multilevel prOcess iS
the dielectric strength of the intermediate layer. Each layer
must be able to simultaneously hold any necessary voltage with
no fear of parasitic conduction through the dielectric. This can
be accomplished by simply overlaying the two metal layers thereby
forming a capacitor structure. Figure 1 is an example of this
dielectric breakdown structure. The dielectric breakdown being
measured by applying a voltage on one metal with respect to the
other until a predetermined current density is measured.
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Figure l:CrosS section of breakdown structure [3).
The final test structures which are presented in Appendix A, the
ICE (Integrated Circuit Editor) layout~ contains six different
area capacitors on a die where four wafers will be processed at
four different dielectric thickness’s.
Another equally important characteristic is the proper formation
of vias. Geometric considerations cause via resistance to
increase with decreasing via size. This via resistance can
adversely effect the time delay of circuits. The expected low
resistance of aluminum will necessitate the need for long via
chains. Thi method si ply involves dividing the measured
resistance by the total number of vias to determin the
individual via resistance. The basic structure of the via chains
is presented in Figure 2.
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Figure 2:Cross section of via chain structure £3).
It shall be nec ssary to compare via resistance as a function
of, dielectric thickness and via size. For these reasons wafers
of different thickness (different spin speeds) dielectrics must
be prepared where each contains the varying sized via chains.
A thick thermal oxide (over 10,000 angetroms) wifl be grown prior
to the first metal evaporation, isolating the first level metal
from the substrate making easurements of both dielectric
breakdown and via resistance easier. This however will make
ellipsometrY measurement, to determine the dielectric thickness
impossible. Fortunately howev r, the dielectric breakdown
structures will have a measureable capacitance which when
combined with the calculated capacitance voltage values of
permitivitY (Eox) will allow us to indirectly determine the
thickness’s of the test structures.
~~IM~TAL
The proc s sequence shall be presented in abbreviated form, where
the full description is left for appendix B. This sequence was
to first make capacitors to take CV measurements, it could then
be seen if in a simply process, crack-free films with good
adhesion dielectric properties were possible using these
materials. The CV plots are presented in appendix C.
Using the generated test masks (Appendix A) both polyiside and
spin on glass bi-level structures could be processed for varying
thickness’s of the dielectrics.
Four three inch polyimide coated wafers were processed
at four different spin speeds given below in order to
obtain four different thickness’s of the dielectric:
Spin speeds (RPM’s) f expected film thickness
1000 greater than 1.0 microm ters
3000 greater than 1.0 micrometers
5000 I aprox. 1.0 micrometer
7000 less than 1.0 micrometerS
Also processed were four, three inch, spin on glass wafers. Each
received four different spin speeds, given below, in order to
obtain four different thicknesses of the dielectric.






Please refer to references [7] and [8) for information regarding
the choice of process cure times and temperatures.
The conclusion of this experimental portion was the measurement
of the via resistance and dielectric breakdown characteristics of
the terials. The HP-parameter analyser was used in both cases
with the plots presented in appendix D.
RESULTS
The CV plot results presented in appendix C show that the Spin on
glass had extreme surface state problems prior to sinter. Ten
minutes at 400 C seemed to improve the dielectric to aluminum
contact sufficiently to alleviate this problem. The polyimide
did not show the extreme pre-sinter surface states but seemed to
also improve post-sinter. Both the polyimide and spin on glass
CV curves are very positively flat band shifted. The dielectrics
are clearly not ideal situations but demonstrated sufficiently
good process and high frequency CV characteristics to warrant
continuation of the experiment.
The final test structures were more successfully processed in the
case of the polyimide dielectric compared to the spin on glass.
The spin on glass was severly underetched during the HF via
etch. The high temp rature bake (400 C) intended to improve film
quality (prevent cracking) caused an apparent densifiCatiOn of
the film which increased expected etch rates in the HF. For this
reason subsequent data of the bi-level metal structure is
presented for the case of the polyimide only.
In both cases however it was not possible to measure the
thickness of the dielectrics used in the capacitors with
ellipsometry techniques. This would be necessary to determine
the r.itivity of the materials. The lack of these permitivity
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values prevented the determination of thicknesses of the
dielectrics in the test structures. This is the reason why
subsequ nt data is presented with respect to spin speed and not
thickness’ a.
The breakdown voltages presented in Table 1 were deter med by
choosing a current density of l6nAIurn2 where this value must be




A=cros! sectional area of capacitor
The i-v characteristics of the data for Table 2 is presented in
appendix D.
TABLE 1
Capacitor area (um2) I Breakdown Voltages (Volts)
I Spin speeds
3000 5000 7000
40k300 26.64 25.50 4.45
30k300 I 21.08 16.32 3.20
l5”~300 I 26.00 13.00 2.40
The data of Table 1 shows the e pected trend of decreasing
breakdown voltage for decreasing film thickness (increasing spin
speeds). Graphs 1 of the l5#~300 urn structure is representative
of the relation discussed.
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Graph 1: Breakdown voltage vs. dielectric spin speed
Table 2 contains measured resist ces of selected areas of the
four via chains for three different spin speeds.
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TABLE 2
via dimension (u) I individual via resistance in ohms
I spin speeds
3000 5000 7000
30 7.80e9 8.33e9 4.68e9
20 I 9.50e9 l0.5e9 7.44e9
10 4.20e9 4.26e9 3.04e9
5 I 5.63e9 4.40 9 3.43e9
The 30 and 20 micrometer via resistance was measured using 12 of
the 114 via chain (the resultant resistance plots presented in
appendix B) and dividing the total measured resistance by 12.
Similarly the 10 and 5 urn via resistance was measured using 30 of
the 600 via chain (the resultant resistance plots presented in
appendi B) and dividing the total measured resistance by 30.
Table 2 demonstrates the expected trend for decreasing via size
of increasing via r sistance for each measur d pair (5 compared
to 10 urn and 20 compared to 30 urn). Added to this is the fact
that no breakdown is apparent in the i-v characteristics from
which the resistance was determined. Examining table 2 it is
seen that although the vias appeared cleared when visually
inspected during processing an aluminum oxide must have formed
(prior to the evaporation of the second level metal) which
resulted in the unduly high resistances.
It should be also noted that the working masks can only be
ligned to certain die areas because of proble s encountered with
the GCA photo-repeater. The photo-repeater produced differing
spaces between die. Therefore die were properly aligned must be
searched for on the wafer.
CONCLUSIONS
The CV plot data demonstrated the feasibility of both spin on
glass and polyimide as dielectric materials. Subsequent
processing of test structures demonstrated the polyimide as a
viable bi-metal dielectric. When using properly dated materials,
a sufficiently high curing method (such as to prevent cracking),
and an adhesion promoter (VM651), both good adhesion and a crack-
free surface was obtained. Further work using these materials
should include:
a)Examiniflg etch rates of spin on glass to eliminate
undercutting during the via etch.
b)An 1F etch prior to second level metal evaporation to
remove a suspected oxide formed over the first level
aluminum.
c)Studying the thickness vs. spin speeds of both
dielectrics discussed in this paper.
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